In commercial architectures, the routing consumes most of the chip area, and is responsible for most of the circuit delay. In this paper a new technique of reconfiguring FPGA circuits is proposed. The proposed technique uses BLRB approach for reconfiguring the FPGA. By this approach the routing path is less and the overall delay required to recover from fault is very less. Whenever any fault occurs the spare is selected in such way that whichever spare is nearer is chosen for reconfiguration. By selecting the nearest spare the routing path is decreased. In this method multiple faults are reconfigured at a time and the reconfigured bits are generated.
HARIKRISHNA, B. and RAVI, DR.S.
"AUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM,"
International Journal of Electronics Signals and Systems: Vol. 4:
2, Article 5.
Available at: https://www.interscience.in/ijess/vol4/iss2/5