An area-and speed efficient multipliers is proposed in the thesis. the proposed booth and Wallace multipliers shows the tradeoff in the performance evaluation for the fir filter applications. For implementation of fir filter in this paper the adders introduced are carry save adder and carry skip adder. For evaluating the fir filter performance the tested combinations are booth carry save , booth carry skip , Wallace carry save , Wallace carry skip.
RAO, H. RAGHUNATHA
"PERFORMANCE EVALUATION OF BOOTH AND WALLACE MULTIPLIER USING FIR FILTER,"
International Journal of Electronics Signals and Systems: Vol. 2
, Article 6.
Available at: https://www.interscience.in/ijess/vol2/iss3/6