As low power circuits are most popular now a days as the scaling increase the leakage power in the circuit also increases rapidly so for removing these kind of leakages and to provide a better power efficiency we are using many types of power gating techniques. In this paper we are going to analyse the different types of flip-flops using different types of power gated circuits using low power VLSI design techniques and we are going to display the comparison results between different nanometer technologies. The NMOS1mulations were done using Microwind Layout Editor & DSCH software and the results were given below.
TEJA, P. RAVALI and KUMAR, D. AJAY
"DESIGN &ANALYSIS OF DUAL STACK METHOD FOR FUTURE TECHNOLOGIES,"
International Journal of Electronics and Electical Engineering: Vol. 3
, Article 4.
Available at: https://www.interscience.in/ijeee/vol3/iss4/4