International Journal of Electronics and Electical Engineering


With the fast growing of digital data exchange, security information becomes much important in data storage and transmission. Due to the increasing use of images in industrial process, it is essential to protect the confidential image data from unauthorized access. Better identification of which data is relevant to human perception at higher compression ratio is needed. In this DWT-AES processor a Reconfigurable Secure Image Coding is proposed. The prominent feature of this method is a partial encryption of key lengths of 128, 192 or 256 bits. Considerable Security level also mentioned. This paper presents the AES algorithm with regard to FPGA. However, linking these two designs to achieve secure image coding is leading.





To view the content in your browser, please download Adobe Reader or, alternately,
you may Download the file to your hard drive.

NOTE: The latest versions of Adobe Reader do not support viewing PDF files within Firefox on Mac OS and if you are using a modern (Intel) Mac, there is no official plugin for viewing PDF files within the browser window.