Home > JOURNALS > IJCNS > Vol. 2 > Iss. 2 (2013)
International Journal of Communication Networks and Security
Abstract
Designing a microprocessor involves determining the optimal microarchitecture for a given objective function and a given set of constraints. Superscalar processing is the latest in along series of innovations aimed at producing ever-faster microprocessors. By exploiting instruction-level parallelism, superscalar processors[1] are capable of executing more than one instruction in a clock cycle.The architectural design of super scalar processor involves a lot of trade off issues when selecting parameter values for instruction level parallelism.The use of critical quantitative analysis based upon the Simple Scalar simulations is necessary to select optimal parameter values for the processor aimed at specific target environment. This paper aims at finding optimal values for the super scalar processor and determines which processor parameters have the greatest impact on the simulated execution time.
Recommended Citation
NAVATHA, K. and MURTHY, PROF.G. KRISHNA
(2013)
"DESIGN SPACE EXPLORATION AND OPTIMIZATION OF SUPER SCALAR PROCESSOR,"
International Journal of Communication Networks and Security: Vol. 2
:
Iss.
2
, Article 7.
Available at:
https://www.interscience.in/ijcns/vol2/iss2/7
