International Journal of Computer and Communication Technology
The main objective of this work is to implement a 32-bit pipelined RISC processor without interlocking stages. It is developed by S.I.M.E (Single Instruction Multiple Execution) that is with single instruction scheme more executions can be done and is based on VLIW(Very Long Instruction Word) architecture processing is an optimal choice in the attempt to obtain high performance level in Embedded Systems. In VLIW based architecture, the effectiveness of the processor depends on the ability of compilers to provide sufficient instruction level parallelism (ILP). The processor has been designed with VHDL, synthesized using Xilinx tool.
KAMARAJU, M.; ALEKHYA, M.; and KISHORE, K.LAL
"A NOVEL IMPLEMENTATION OF 32-BIT VLIW-MISC PROCESSOR ON FPGA,"
International Journal of Computer and Communication Technology: Vol. 7:
1, Article 16.
Available at: https://www.interscience.in/ijcct/vol7/iss1/16