International Journal of Computer and Communication Technology
Article Title
Abstract
In this paper, a novel low-power pulse-triggered flip-flop (FF) design is presented. First, the pulse generation control logic, an AND function, is removed from the critical path to facilitate a faster discharge operation. A simple twotransistor AND gate design is used to reduce the circuit complexity. Second, a conditional pulse-enhancement technique is devised to speed up the discharge along the critical path only when needed. As a result, transistor sizes in delay inverter and pulse-generation circuit can be reduced for power saving. Various post layout simulation results based on UMC CMOS 90- nm technology reveal that the proposed design features the best power-delay-product performance in seven FF designs under comparison. Its maximum power saving against rival designs is up to 38.4%. Compared with the conventional transmission gate-based FF design, the average leakage power consumption is also reduced by a factor of 3.52.
Recommended Citation
M, MANJULA
(2015)
"LOW-POWER HIGH PERFORMANCE PULSE-TRIGGERED FLIP-FLOP,"
International Journal of Computer and Communication Technology: Vol. 6:
Iss.
4, Article 2.
DOI: 10.47893/IJCCT.2015.1309
Available at:
https://www.interscience.in/ijcct/vol6/iss4/2
DOI
10.47893/IJCCT.2015.1309
