Power Efficient VLSI Inverter Design using Adiabatic Logic and Estimation of Power dissipation using VLSI-EDA Tool

Samik Samanta
Member IEEE, Assistant Professor ECE dept. Institute of Technology & Marine Engineering, samiksamanta@gmail.com

Follow this and additional works at: https://www.interscience.in/ijcct

Recommended Citation
Available at: https://www.interscience.in/ijcct/vol3/iss3/2

This Article is brought to you for free and open access by Interscience Research Network. It has been accepted for inclusion in International Journal of Computer and Communication Technology by an authorized editor of Interscience Research Network. For more information, please contact sritampatnaik@gmail.com.
Power Efficient VLSI Inverter Design using Adiabatic Logic and Estimation of Power dissipation using VLSI-EDA Tool

Samik Samanta, 
Member IEEE, Assistant Professor ECEdept.
Institute of Technology & Marine Engineering

Abstract—Power dissipation becoming a limiting factor in VLSI circuits and systems. Due to relatively high complexity of VLSI systems used in various applications, the power dissipation in CMOS inverter, arises from its switching activity, which is mainly influenced by the supply voltage and effective capacitance.[1,2,3] To optimize power dissipation, the researches show various techniques like appropriate coding, appropriate design architectures, appropriate manipulation algorithms.

In this paper we have applied adiabatic logic design approach to design COMS inverter. Adiabatic switching techniques based on energy recovery principle are one of the innovative solutions at a circuit and logic level achieve reduction in power [12] Various adiabatic logic based inverters are shown. Mainly our aim is to design and simulate PFAL inverters. Finally we have calculated dissipated power of static CMOS inverter and compare it with that of PFAL based inverter. [4, 6]

INTRODUCTION:

Demands for low power circuits have motivated VLSI designers to explore new approaches to the design of VLSI circuits. Adiabatic logic means energy recovery logic[3,4,5]. Adiabatic circuits achieve lower energy dissipation by restricting current flow across devices with lower voltage drop and by recycling the energy stored on their capacitors. Adiabatic logic also generates low switching noise. In mixed signal analog and digital IC design switching noise is an important problem. In adiabatic circuits switching occurs with the minimum voltage drop across devices and node’s voltages changes slowly.

Younis and Knight have proposed adiabatic logic families with less dissipation but each gate requires 16 times the number of devices compared to conventional logic.

Koller and Athnus have decided a scheme based on transmission gates with limited cascadability. In this paper we have used PFAL adiabatic logic family.

DESIGN:

In this paper our aim is to concentrate in Positive feedback adiabatic logic but the circuits of other adiabatic inverters are also given. The differences in various adiabatic logic families can be clearly understood from the circuit representations. To recover and to reuse the supplied energy, an AC power supply is used for ECRL inverter. As usual in adiabatic logic Circuit the supply voltage also acts as a clock. Both out and out are generated so that the power clock generator can always drive a constant Load capacitance independent of i/p signal. The differences with respect to ECRL, in PFAL Latch is made by two PMOSFETS and two n MOSFETS and functional blocks are in parallel with transmission PMOS. So equivalent resistance needs to be charged. [4,5] 2N-2N2P logic reduces coupling effect. The primary advantage of 2N-2N2P over ECRL is that the cross coupled n MOSFET snitches result in no floating o/p.

The circuit of ECRL can be shown in fig 1.
Fig 2. shows adiabatic inverter design using PFAL architecture.

Positive Feedback Adiabatic Logic (PFAL) shows the lowest energy consumption if compared to other similar families. The main part of all the PFAL gates is an adiabatic amplifier, a latch made by the two PMOS and two NMOS. The two n-trees realize the logic functions. The functional blocks are in parallel with the PMOSFETs of the adiabatic amplifier and form a transmission gate. The two n-trees realize the logic functions. [4, 6, 7]

2N-2N 2P is a modification to ECRL logic. Here the coupling effect is reduced. It has cross coupled latch of two PMOSFET and two NMOSFET.

SIMULATION RESULTS:

We have simulated the following PFAL circuit. Standard TSMC 0.35 µm technology is used here. The circuit that is used in simulation is shown in fig 4. The simulation results are shown in fig 5.

Fig 6 shows normal CMOS inverter. It contains one PMOS and one NMOS.

We have also shown the gate level representation of CMOS inverter. In fig 6 the simulation results of CMOS inverter are shown.
POWER DISSIPATION:

We have calculated the variation of power dissipation with the change in frequency. The power is measured in micro-watt and frequency is measured in MHz.

<table>
<thead>
<tr>
<th>Frequency (MHz)</th>
<th>PFAL CMOS (µW)</th>
<th>Static CMOS (µW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>0.10</td>
<td>1.40</td>
</tr>
<tr>
<td>50</td>
<td>0.28</td>
<td>2.94</td>
</tr>
<tr>
<td>100</td>
<td>1.37</td>
<td>5.88</td>
</tr>
<tr>
<td>150</td>
<td>3.33</td>
<td>8.99</td>
</tr>
<tr>
<td>200</td>
<td>5.13</td>
<td>10.01</td>
</tr>
</tbody>
</table>

We have taken frequency range of 20 MHz to 200 MHz. It is clearly seen that PFAL inverters have less power dissipation than that of static CMOS.
In the chart the difference in power dissipation in PFAL inverter and Static CMOS inverter is also clearly reflected.

We have also calculated Power dissipation of other adiabatic inverters like ECRL inverter, 2N-2N2P logic based inverter and compare the results with static CMOS inverter and PFAL based inverter.

**TABLE 2**

<table>
<thead>
<tr>
<th>Type of Inverter</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>10KHz</td>
</tr>
<tr>
<td>ECRL</td>
<td>9 µW</td>
</tr>
<tr>
<td>2N-2N2P</td>
<td>4 µW</td>
</tr>
<tr>
<td>PFAL</td>
<td>4 µW</td>
</tr>
<tr>
<td>CMOS</td>
<td>39 µW</td>
</tr>
</tbody>
</table>

(We have taken approx. values of power dissipations)

We have plotted the result that is power dissipations of ECRL, 2N-2N2P,PFAL and static CMOS inverters.

It is clearly seen that PFAL inverters have lowest power dissipation compare to other inverters.

Here we have taken a frequency range of 10KHz to 1MHz. The result is also suitable for higher frequency ranges.

**REFERENCES:**


