


July 2011

Power Optimization For A Datapath Of General Purpose Processor

VIJAYALAKSHMI. NARISETI

Department of ECE,GIT.GITAM University,vizag, vijaya.nariseti@gmail.com

Follow this and additional works at: <https://www.interscience.in/ijcsi>

 Part of the [Computer Engineering Commons](#), [Information Security Commons](#), and the [Systems and Communications Commons](#)

Recommended Citation

NARISETI, VIJAYALAKSHMI. (2011) "Power Optimization For A Datapath Of General Purpose Processor," *International Journal of Computer Science and Informatics*: Vol. 1 : Iss. 1 , Article 13.

DOI: 10.47893/IJCSI.2011.1012

Available at: <https://www.interscience.in/ijcsi/vol1/iss1/13>

This Article is brought to you for free and open access by the Interscience Journals at Interscience Research Network. It has been accepted for inclusion in International Journal of Computer Science and Informatics by an authorized editor of Interscience Research Network. For more information, please contact sritampatnaik@gmail.com.


Power Optimization For A Datapath Of General Purpose Processor

VIJAYALAKSHMI.NARISETI
 Pursuing master of technology
 (Department of ECE,GIT.GITAM University,vizag)
 Email: vijaya.nariseti@gmail.com

Abstract: This paper explores different data path architecture topologies for low power solutions. And we look at the energy optimization of different topologies. This paper is aimed at characterizing various architecture implementations of different data path operators like adders and multipliers and a different style of multiplier with minimum power and delay product and different adder topologies.

Adder design:

In VLSI design, different adder topologies were proposed. Here full adder is design with pass transistor logic.




1. Full adder cell

Small no. of gates provides great energy consumption. In the beginning of analysis for low power applications refer to the ripple carry adder. Full adder complementary cells can be implemented using multiplexer and pass transistor

logic. To keep the power requirements low the next adder topology is carry skip adder. This is having same architecture as ripple carry adder but the difference is the multiplexer in the carry path. For the delay


performance the next type of adder is variable block adder.



2. Variable block adder


Multiplier design:

This paper contains the normal carry save multiplier and bypass carry save multiplier and finally mixed multiplier is the combination of Wallace tree and bypass multiplier.




3.bypassmultiplier

In this paper presenting a technique to minimize the power dissipation in digital multipliers in both dynamic power and switching activity



4.fulladder

To minimize the switching activity there has been lot of techniques, one of that is clock gating. Here similar technique is used i.e. use of transmission gates, to block or pass the logic similar to clock gating.



5.mixed multiplier

In general, the normal carry save adder offers great dynamic power savings and tree multipliers offers reduced area and fast speed. The mixed type architecture operation is as follows, the 32 bit input is split into two 16 bit numbers and using two different types of multipliers bypass and Wallace LSB and MSB bits are arranged accordingly. The final output product can be obtained by doing shift and add method. The shift is done as follows.

$$P = z \ll 32 + w \ll 16 \ll x \ll 16 + y$$

Here the output is a 64 bit partial product But mixed architecture gives both power and delay savings compared any other architectures such as array, bypass and tree multipliers. All these adder and multiplier designs are synthesized and verified using cadence tools and the technology that is using is ami 0.6µm technology and for power optimization the tool used is synopsys design compiler.

Conclusion:

Architectural exploration of for the design of low power data path and power optimization has been done. The multiplier used gives better performance and these adder designs gives better delays and low power consumption compared all other architectures that are previously used. This mixed multiplier gives a better delay and power product compared to all other architectures. This offers significant power and timing changes.

References:

- [1] M.Karlsson,"A Generalized carry-save adder array for digital signal processing", in 4th Nordic Processing Symposium. IEEE 2000. pp. 287-290.
- [2] M. Porto, S. Silva, et. Al; "Impacts of different adder architectures in Designs Directed to FPGAs"; South Symposium on Microelectronics, pp.109-112, may 2005.
- [3] J. M. Rabaey, A. Chandrakasan, and B. Nikolic; "Digital Integrated Circuits, A design Perspective", Second edition; Prentice-Hall,2003.
- [4] Neil H. E. Weste, David Harris, Ayan Banerjee " CMOS VLSI Design, A Circuits and Systems Perspective"; Third edition, 2005.
- [5] C. C. Wang and G. N. Sung, " Low power multiplier design using a bypassing technique", Journal of signal processing Systems, 2008.
- [6] Michael D. Ciletti, "Advanced Digital Design with the VERILOG HDL", 2003.
- [7] Milena Vratonjic, Bart R. Zeydel, Hoang Q.Dao, Vojin G. Oklobdzija, et. Al, "Low power aspects of different adder topologie", 2003.